

PCB Number: 15133

PAGE	TITLE	
01	COVER PAGE NTC	
02	BLOCK DIAGRAM	
03	CPU (PCI8/DMI)	
04	CPU (CPG/CLOCK/PM)	
05	CPU (DDR4 CHANNEL A)	
06	CPU (DDR4 CHANNEL B)	
07	CPU (DDI/EDP)	
08	CPU (CPU Power)	
09	CPU (VSS)	
10	CPU (Power CAP)	
11	DDR DIMM 1	
12	DDR DIMM 2(R)	
13	DDR DIMM 3	
14	DDR DIMM 4(R)	
15	PCH (SPI/UART/I2C)	
16	PCH (DMI/PCI-E/USB)	
17	PCH (PCI-E/SATA)	
18	PCH (CLOCK/CD)	
19	PCH (USB/ESPI)	
20	PCH (GPIO/SMBUS/IHDA/JTAG)	
21	PCH (POWER)	
22	PCH Strap	
23	PCH Power CAP	
24	SIO 6685D	
25	SPI&RTC	
26	Fan	
27	Audio Codec (ALC233/VB2)	
28	Audio DSP&(R)	
29	Audio Jack (MIC/SPEA)(1/2)	
30	Audio Jack (function) (R)	
31	LAN 811GN/F	
32	RJ45	
33	Card Reader RTS5229	
34	USB Charger#	
35	USB redrive#(R)	
36	USB30 rear	
37	USB20 (BIOS RECOVERY)#(R)	
38	USB30 side	
39	USB20 REAR	
40	Power Plane EN Sequence	
41	Switch power-(R)	
42	Switch power-3V S0/5V S0	
43	ATX(BATT Conn)	
44	Power meter#	
45	DCDC-3D3V&5V(TPS51275)	
46	VCORE(NCP81102)	
47	VCORE_OUTPUT(NCP81102)	
48	CPU Core #(R)	
49	V GT OUTPUT(NCP81151)	
50	VCCSA/VCCIO(NCP5230/TPS533)	
51	MEM/MEMVTT (NCP1589D)	
52	DCDC-1D05V(NCP1589D)	
53	PWR 12V(NCP1589A)	
54	LDO-& 1.5V & 1.2V	
55	LCD/Converter Connector	
56	HDMI	
57	DP out#(R)	
58	DVI #(R)	
59	Display switch #(R)	
60	HDD&ODD	
61	Mini card-WLAN	
62	Mini card-SSD(R)	
63	Mini card-NGFF#(R)	
64	Converter board	
65	COM/CM/TP/powerbutton/INT)	
66	DP IN/OUT (Repeater/SW)#(R)	
67	THERMAL SENSOR HEAD#(R)	
68	Debug LPC	
69	4K Panel#(R)	
70	G Sensor#(R)	
71	Thunderbolt (1/5)#(R)	
72	Thunderbolt (2/5)#(R)	
73	Thunderbolt (3/5)#(R)	
74	Thunderbolt (4/5)#(R)	
75	Thunderbolt (5/5)#(R)	


PAGE	TITLE	
76	GPU function (1/5)#(R)	
77	GPU function (2/5)#(R)	
78	GPU function (3/5)#(R)	
79	GPU function (4/5)#(R)	
80	GPU function (5/5)#(R)	
81	GPU VRAM 1,2 (1/4)#(R)	
82	GPU VRAM 3,4 (2/4)#(R)	
83	GPU VRAM 5,6 (3/4)#(R)	
84	GPU VRAM 7,8 (4/4)#(R)	
85	GPU CORE (solution)#(R)	
86	GPU discrete power#(R)	
87	GPU Switch (1/2)#(R)	
88	GPU Switch (2/2)#(R)	
89	GPU others#(R)	
90	NFC#(R)	
91	TPM	
92	PS2/Parallel	
93	Express Card#(R)	
94	Smart Card#(R)	
95	SCALR DP703/PS8625	
96	MCU#(R)	
97	Intel LAN #(R)	
98	LAN Switch conn#(R)	
99	XDP&ITP(R)	
100	Label RTC BATT	
101	GPIO table	
102	Power sequence	
103	Power delivery chart	
104	SMBUS table	
105	Clock MAP	
106	RESET Flow Chart	
107	Change History	

Design note:

10KR3	10K	R	3		
	value=10K	resistor	Size=0603		
SCD1U10V2	S	C	D1U	10V	2
	type=2WD	capacitor	value=0.1U	Withstand voltage=10V	Size=0402

Short-PAD:
0402=ZZ.00PAD.M11=0.65A
0603=ZZ.00PAD.M21=0.875A
0805=ZZ.00PAD.M31=1.375A
Size Current

BOM Configuration	BOM Configuration
(R):Unmount	(LPT):For parallel port
(X):For debug	(TPM):TPM function
(D):Scalar DP703	(NTPM):NO TPM function
(T):Translator PS8625	(TCM):TPM function
(UD):USB debug	(NTCM):NO TCM function
(C):Changer function	
(NC):No Changer function	
(SPI):SPI BUS TPM	
(LPC):LPC BUS TPM	
(COM):For external COM PORT	




0 8 0 5 封 裝 尺 寸 / 0 6 0 3 封 裝 尺 寸
封 裝 尺 寸 与 功 率 關 系 : 封 裝 尺 寸 与 封 裝 的 對 應 關 系
0201 1/20W 0402=1.0mmx0.5mm
0402 1/16W 0603=1.6mmx0.8mm
0603 1/10W 0805=2.0mmx1.2mm
0805 1/8W 1206=3.2mmx1.6mm
1206 1/4W 1210=3.2mmx2.5mm
1812=4.5mmx3.2mm
2225=5.6mmx6.5mm


TEST CONDITION FOR JUMPER (0W)				
Item	WR12	WR08	WR06	WR04
Power Rating At	1/4W	1/8W	1/10W	1/16W
Resistance	MAX.50mW			
Rated Current	2A	1.5A	1A	1A
Peak Current	5A	3.5A	3A	1.5A
Operating Temperature	-55~155° C			

BD Information:
T=1.6 +/-0.1MM 8layers
L*W=240mmX 190mm
How to option FUSE
FUSE calculate Current:AI(A)
FUSE actual Current:A(A)
EXP calculate:
AI=X+0.8
1) A=AI+(/-0.1)
2) AI+0.1<=A<=AI+0.4
Find==>Part Reference=(C|R)[2-9]

-  *Internal Slot/Header*
-  *Front/rear/side IO*
-  *Chipset/IC*



PCB MOUNTING HOLES-PTH



TOP _____
GND/PWR _____
L3-signal _____
L4-signal _____
GND _____
BOTTOM _____

```
PCB Color:==>
ET phase:Red
SDV phase:Blue
SIT/SVT phase:Green
```


<Variant Names>

wistron® Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title		BLOCK DIAGRAM	
Size	Document Number	Rev	
C	A7400	-11	
Date:	Saturday, June 18, 2016	Sheet	2 of 107

DMI

16 DMI_RX_CPU_P[0..3] <<<<
16 DMI_RX_CPU_N[0..3] <<<<
16 DMI_TX_CPU_P[0..3] >>>>
16 DMI_TX_CPU_N[0..3] >>>>



Signal	Trace Width (mils)	Isolation Spacing (mils)	Resistor Value	Max Length (mils)
CPU Signals				
PEG_RCOMP	5	15 mils	24.9ohm +/- 1% Pull Up to VCCIO	600





Component

Pin Name	Strap Description	Configuration (Default Value for Each Bit is 1 Unless Specified)	Default Value
CFG[0]		Connect a series 1 K Ω resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2]	Reserved. No connect		
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort*. No connect for disable. 0:Enabled - An external Display Port device is connected to the Embedded Display Port. Pull-down to GND through a 1 K Ω \pm 5% resistor to enable port.	1
CFG[19:5]	Reserved configuration lands. A test point may be placed on the board for these lands.		

CPU1A



CHANNEL B DIMM0



(062.10015.0111)

TPAD28-2-GP

HDMI OUT

56 HDMI_DATA_CPU_P0 <<<
56 HDMI_DATA_CPU_N0 <<<
56 HDMI_DATA_CPU_P1 <<<
56 HDMI_DATA_CPU_N1 <<<
56 HDMI_DATA_CPU_P2 <<<
56 HDMI_DATA_CPU_N2 <<<
56 HDMI_CLK_CPU_P3 <<<
56 HDMI_CLK_CPU_N3 <<<

EDP

95 eDP_TX_CPU_P0 <<<
95 eDP_TX_CPU_N0 <<<
95 eDP_TX_CPU_P1 <<<
95 eDP_TX_CPU_N1 <<<
95 eDP_TX_CPU_P2 <<<
95 eDP_TX_CPU_N2 <<<
95 eDP_TX_CPU_P3 <<<
95 eDP_TX_CPU_N3 <<<

95 eDP_AUX_CPU_P <<<
95 eDP_AUX_CPU_N <<<

20 AUD_AZACPU_SDO >>>
20 AUD_AZACPU_SDI_R <<<
20 AUD_AZACPU_SCLK >>>

HDMI Connector <= HDMI(Port 1)

HDMI_DATA_CPU_P2 C21
HDMI_DATA_CPU_N2 D21
HDMI_DATA_CPU_P1 D22
HDMI_DATA_CPU_N1 E22
HDMI_DATA_CPU_P0 B23
HDMI_DATA_CPU_N0 A23
HDMI_CLK_CPU_P3 C23
HDMI_CLK_CPU_N3 D23

B13 DD11_AUXP
C13 DD11_AUXN

B18 DD12_TXP0
A18 DD12_TXN0
E18 DD12_TXP1
C19 DD12_TXP2
D19 DD12_TXN2
D20 DD12_TXP3
E20 DD12_TXN3

A12 DD12_AUXP
B12 DD12_AUXN

B14 DD13_TXP0
A14 DD13_TXN0
C15 DD13_TXP1
B15 DD13_TXN1
B16 DD13_TXP2
A16 DD13_TXN2
C17 DD13_TXP3
B17 DD13_TXN3

B11 DD13_AUXP
C11 DD13_AUXN

CPU1D
SKYLAKE
4 OF 12

DD11_TXP0 EDP_TXP0
DD11_TXN0 EDP_TXN0
DD11_TXP1 EDP_TXP1
DD11_TXN1 EDP_TXN1
DD11_TXP2 EDP_TXN2
DD11_TXN2 EDP_TXP2
DD11_TXP3 EDP_TXN3
DD11_TXN3 EDP_TXP3

DD11_AUXP EDP_AUXP
DD11_AUXN EDP_AUXN

DD12_TXP0
DD12_TXN0
DD12_TXP1
DD12_TXN1
DD12_TXP2
DD12_TXN2
DD12_TXP3
DD12_TXN3

DD12_AUXP
DD12_AUXN

DD13_TXP0
DD13_TXN0
DD13_TXP1
DD13_TXN1
DD13_TXP2
DD13_TXN2
DD13_TXP3
DD13_TXN3


DD13_AUXP
DD13_AUXN

PROC_AUDIO_CLK
PROC_AUDIO_SDI
PROC_AUDIO_SDO

eDP (Port D) => Scalar

E10 eDP_TX_CPU_P0
D10 eDP_TX_CPU_N0
D9 eDP_TX_CPU_P1
C9 eDP_TX_CPU_N1
H10 eDP_TX_CPU_P2
G10 eDP_TX_CPU_N2
G9 eDP_TX_CPU_P3
F9 eDP_TX_CPU_N3

D12 eDP_AUX_CPU_P
E12 eDP_AUX_CPU_N



Signal	Trace Width (mils)	Isolation Spacing (mils)	Resistor Value	Max Length (mils)
CPU Signals				
PEG_RCOMP	5	15 mils	24.9ohm +/- 1% Pull Up to VCCIO	600
eDP_RCOMP	5	20 mils to other RCOMP signals; 25 mils to other signals	24.9ohm +/- 1% Pull Up to VCCIO	600


<Variant Name>

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title
CPU_(DDI/EDP)


Size B	Document Number A7400	Rev -1B
--------	---------------------------------	-------------------

Date: Saturday, June 18, 2016 Sheet 7 of 106




Vinafix.com









+1V_CPU_CORE



+1V_GFX_CORE




<https://vinafix.com>



Vinafix.com

<https://vinafix.com>

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title DDR DIMM_2(R)			
Size A	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet	12 of 106

CHANNEL-B DIMM2, A4, H=5.2mm

DDR DATA

6 M_B_DQ[63..0]
6 M_B_DQS_DN[7..0]
6 M_B_DQS_DP[7..0]

DDR CMD/ADD

6 M_B_A[13..0]
6 M_B_WE#
6 M_B_RAS#
6 M_B_CAS#
6 M_B_BA[1..0]
6 M_B_BQ[1..0]

DDR CTRL

6 M_B_CS#1
6 M_B_CS#0
6 M_B_CKE1
6 M_B_CKE0
6 M_B_ODT0
6 M_B_ODT1


DDR CLOCK

6 M_B_CLK0
6 M_B_CLK90
6 M_B_CLK1
6 M_B_CLK#1


DDR OTHERS

11.20 DDR4_DRAMRST_N
11.20.95 SMB_DATA_MAIN
11.20.95 SMB_CLK_MAIN

6 M_B_ACT#
6 M_B_PAR
6 M_B_VREF_DQ
6 M_B_VREF_DQ




SPD Address of DIMM2




SPD SA2	0
SPD SA1	1
SPD SA0	0

Note:
SA0 DIMM2 = 0, SA1 DIMM2 = 1
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34



Layout Note:
Place these Caps near
SO-DIMMA.



SPD Address Table


Device	8-bit Address(hex)
DIMM A0	Write Addr:0xA0 SA1=0;SA0=0
DIMM A1	Read Addr:0xA1 SA1=0;SA0=1
DIMM B0	Write Addr:0xA2 SA1=1;SA0=0
DIMM B1	Read Addr:0xA3 SA1=1;SA0=1
1 0 1 0 1 0 0 0	SA1 SA0 0

Note:0' 3-7 bit as default

5	4	3	2	1
D				D
C				C
B				B
A				A

<https://vinafix.com>

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title DDR DIMM_4(R)			
Size A	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet	14 of 106

SPIO

22.25 SPIO_WP
22.25 SPIO_HOLD
22.25.91 SPIO_SI
22.25.91 SPIO_SO
25 SPIO_CS0_N
25.91 SPIO_CLK
91 SPIO_CS_TPM





STRAP



22 GPP_H_12
22 LPSS_GSP1_MOSI
22 LPSS_GSP10_MOSI

GPIO


31 LANCLK_REQ_N
91 SPI_SIRQ#
25 RTC_DET_N
91 TPM_DET_N
16 BOARD_ID_1
16 BOARD_ID_2
25 CMOS_IN
65 COMPORT_DET_N
92 PARAL_DET

65 BUTTON_PLUS
56 BUTTON_MINUS
24 SMC_SCL_CPU_N
62 HPGP_M2_SATA_DET#





Rev	1
-----	---



```

38 USB3_TX1_DN
38 USB3_TX1_DP
38 USB3_RX1_DN
38 USB3_RX1_DP

```

```

34 USB3_TX2_DN
34 USB3_TX2_DP
34 USB3_RX2_DN
34 USB3_RX2_DP

```

```

36  USB3_TX3_DN
36  USB3_TX3_DP
36  USB3_RX3_DN
36  USB3_RX3_DP

```

```

36 USB3_TX4_DN
36 USB3_TX4_DP
36 USB3_RX4_DN
36 USB3_RX4_DP

```

19,24,68 L_AD0
19,24,68 L_AD1
19,24,68 L_AD2
19,24,68 L_AD3

19,24,68 L_FRAME_N
24 SER_IRQ

```

24  KBRST_N
24  L_DRQ_N
24  CK_PCH_33M_SIO



```

```

19,24,68 L_FRAME_N >>
19,24,68 L_AD0 >>
19,24,68 L_AD1 >>
19,24,68 L_AD2 >>
19,24,68 L_AD3 >>

68 LPC_CLK_PCH24M_P0 <<
62 SSD_SATA_DEVSPLP <<

```



<https://vinafix.com>

27 HDA_BITCLK_CODEC
27 HDA_BCLK_CODEC
27 HDA_SDOUT_PCH_R
27 HDA_SYNC_CODEC
7 AUD_AZACPU_SDO
7 AUD_AZACPU_SCL_R
40 PCH_KSRMST_N
40 PCH_SDO_DPWRK
22 PCH_PORTB_LED
22 GPP_C_L3
22 PCH_HOT_R_N

11.13.95 SMB_DATA_MAIN
11.13.95 SMB_CLK_MAIN

11.13 DORX_DRAMST_N

24.40.42.51.58 SLP_S4_N
8.24.38.38.29.40 SLP_S4_N

22 SUBCLK_PCH

24.45.45.52 SLP_S1E_N
22.2 SWR

4 H_PWROD

4 PCH_JTAG_TMS
4 PCH_JTAG_TCK

24.40 PCH_VSPWROK
24 PCH_WAKE_N

24 SW_ON_N
4 PCH_JTAG_TDI
4 H_TDR










24 ME_DISABLE
91 CLKRUN

20.24 SUBWAR_SIO_N
20.24 SUBACK_SIO_N



24 CLR_CMDS_EN
95 SMBUS_LSP

40 PCH_PWROK
24.45.45 VBI_READY


20.24 SUBWAR_SIO_N
20.24 SUBACK_SIO_N




Vinafix.com




PCH STRAP FUNCTIONS



SPI_MOSI (SPI0_MOSI)	0: Enable boot halt 1: Disable boot halt The internal PU resistor is enabled when RSMRST# is asserted and is switched to the internal PD when RSMRST# is de-asserted.
SPI_MISO (SPI0_MISO)	0: Disable JTAG ODT 1: Enable JTAG ODT The internal PU resistor is enabled when RSMRST# is asserted
SPI_IO2 (SPI0_IO2)	0: Enable consent strap 1: Disable consent strap PCH has internal weak PU
SPI_IO3 (SPI0_IO3)	0: Enable personality strap 1: Disable personality strap PCH has internal weak PU



SPKR (SPKR / GPP_B14)	0: Disable Top Swap mode. (Default) 1: Enable Top Swap mode. PCH internal pull-down is disabled after PLTRST# deasserts.
LPSS_GSPi0_MOSI (GPP_B18/GSPi0_MOSI)	0: Disable No Reboot mode. 1: Enable No Reboot mode This function is useful when running ITP/XDP. The internal pull-down is disabled after PLTRST# deasserts.
PCH_PORT80_LED (GPP_C2/SMBALERT#)	0: Disable TSL confidentiality 1: Enable TSL confidentiality (default) The internal pull-down is disabled after RSMRST# deasserts.
LPSS_GSPi1_MOSI (GPP_B22/GSPi1_MOSI)	BOOT SELECT STRAP 0: SPI select 1: LPC select The internal pull-down is disabled after PLTRST# deasserts.
GPP_C_5 (GPP_C5/SML0ALERT#)	ESPI/LPC SELECT STRAP 0: LPC is selected for EC. 1: eSPI is selected for EC. The internal pull-down is disabled after RSMRST# deasserts.
PCH_HOT_R_N (GPP_B23/SML1ALERT#/PCHHOT#)	0: Disable Exi boot stall bypass 1: Enable Exi boot stall bypass The internal PD resistor is disabled after RSMRST# de-asserted.
GPP_H_12 (GPP_H12/SML2ALERT#)	ESPI flash sharing mode 0: Master attached flash sharing 1: Slave attached flash sharing PCH has internal weak PD.
VISACH2_D3 (GPP_E12)	DFX test mode 0: XTAL input is single ended. 1: XTAL input is differential. The internal PD resistor is disabled after RSMRST# de-asserts
HDA_SDO (HDA_SDO)	0: Enable security measures defined in the Flash Descriptor. 1: Disable Flash Descriptor Security (override). The internal pull-down is disabled after PLTRST# deasserts.
SUSCLK_PCH (GPD8/SUSCLK)	0: Disable OD PLL VR 1: Enable OD PLL VR



[illegible]

15,22,91	SPI0_SI
15,22,91	SPI0_SO
15	SPI0_CS0_N
15,91	SPI0_CLK
15,22	SPI0_WP
15,22	SPI0_HOLD

```

15  RTC_DET_N    <<—
15  CMOS_IN     <<—

```

BOOT BLOCK

Release button	NORMAL(DEFAULT)
Push button	BOOT_BLOCK

<https://vinafix.com>

PCH SPI ROM

SOP8 for 8MB

72.25644.001 - MXIC SOP8
72.25Q64.F01 - Winbond SOP8

NP# function is not supported when SPI ROM is used on descriptor mode.

SPI socket mount in SA stage

<https://vinafix.com>


```
72.25644.001 - MXIC SOP8
72.25064.F01 - Winbond SOP8
```

```
72.25644.001 - MXIC SOP8
72.25064.F01 - Winbond SOP8
```

WP# function is not supported when
SPI ROM is used on descriptor mode.

SPI socket mount in SA stage

CPU FAN



<Variant Name>












Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	Fan_
-------	------

Size B	Document Number A7400
------------------	---------------------------------




Rev
-1B

Date: Saturday, June 18, 2016 Sheet 26 of 107



<https://vinafix.com>

HCB2012KF-600T30-GP
Z=60 ohm, Rdc=0.04 ohm
I=3A ,0805



Reserved
<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Audio Jack_(function) (2/2)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016



Sheet

30


of





107

- PCIe**
- 16 PCIe_TX_LAN_N6
 - 16 PCIe_TX_LAN_P6
 - 16 PCIe_RX_PCH_N6
 - 16 PCIe_RX_PCH_P6
- LAN CLOCK**
- 18 CK_100M_LAN_DP
 - 18 CK_100M_LAN_DN
- WAKE ON LAN**
- 24,61,62 WAKE_N
- LAN RST***
- 15 LANCLK_REQ_N
 - 15,24,62 PLTRST_N
- 32 LAN_MDI0_DP
 - 32 LAN_MDI0_DN
 - 32 LAN_MDI1_DP
 - 32 LAN_MDI1_DN
 - 32 LAN_MDI2_DP
 - 32 LAN_MDI2_DN
 - 32 LAN_MDI3_DP
 - 32 LAN_MDI3_DN
 - 32 RJ45_LED0
 - 32 RJ45_LED1
 - 32 RJ45_LED2
 - 24 SLP_LAN_N



V_3P3_LAN




Reserve RClamp


C10 Previous component
78 10224 2FULL: CHIP CAP C 0 01U 50V X0402 Y2F

C10 Previous component
78 10224 2FULL: CHIP CAP C 0 01U 50V X0402 Y2F

78.10314 2FLLZ. CHIP CAP C 0.010 50V K0402 X7R
it is not Lily's component.



WOL	status	Yellow	Gm/Org
don't care	No Link	off	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off	off
on	10M_inactive		off
on	10M_active		off
on	100M_inactive		
on	100M_active		
on	1G_inactive		
on	1G_active		




WOL	status	Yellow
don't care	No Link	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off
on	10M_inactive	
on	10M_active	
on	100M_inactive	
on	100M_active	
on	1G_inactive	
on	1G_active	

Figure 1 consists of two images. The left image is a top view of a PCB layout for a sensor module. It shows a rectangular board with dimensions 100mm by 100mm. The layout includes a central area with a grid of points labeled O1 through O17, and a bottom-left corner with a circular feature labeled O18. The right image shows the assembled module, which is a black rectangular device with a yellow label on top.

 RJ45 common spec

SIDE USB3.0 CONNECTOR



Control Pin Settings Matched to System Power States

Power State	ECIO_CHAR_CTL1	ECIO_CHAR_CTL2	ECIO_CHAR_EN	Mode	State
S0	1	1	1	CDP	S0
S0	1	1	1	CDP	S0
S0	1	1	1	CDP	S0
S3/S4/S5	0	0	1	DCP	S3/S4/S5
S3	0	1	1	DCP	S3
S3	0	1	1	DCP	S3
S3	0	1	0	DCP	S3

OTHERS (From ECIO)

24 USB_OCI_N
24 USB_CHARGE_FAULT_N
24 ECIO_CHAR_CTL1
24 ECIO_CHAR_CTL2

CHARGER CTRL (From ECIO)


24 ECIO_ILIM_SEL
24 ECIO_ILIM_HI
24 ECIO_ILIM_LO

USB 2.0



16 USB_PCH_PP2
16 USB_PCH_PP2

USB 3.0

19 USB3_T2_DP
19 USB3_T2_DM
19 USB3_R2_DP
19 USB3_R2_DM



1.2 DPM AP Function Control Introduce



Control pin Truth Table Setting				
Mode	CTL1	CTL2	CTL3	ILIM_SEL
SDP(S3)	1	1	1	0
CDP(S0)	1	1	1	1
DCP(S4/S5)	0	1	1	1

Note:
1) All shaded boxes are device charging modes
2) See below table for CTL settings corresponding to flow line conditions


Flow Line Condition		Device Control Pins			
		CTL1	CTL2	CTL3	ILIM_SEL
DCH	0	0	0	0	X
CDP	1	1	1	1	1
SDP2	1	1	1	0	0
SDP1	1	1	0	0	X
DCP_SHORT	1	0	0	0	X
DCP_DIVIDER	1	0	1	1	X
DCP_Auto	0	0	1	1	X

Default status:

ECIO_CHAR_CTL1	ECIO_CHAR_CTL2	ECIO_CHAR_EN	Mode	State
1	1	1	CDP	S0
0	1	1	CDP with HID auto detect USB data pass through	S3
0	0	1	DCP	S4/S5
0	0	0	Shut down	EN DSW and DIS CHARG on S4/S5

Reserved

<https://vinafix.com>







Coupling caps


From PCH USB3.0 port TX

USB3_TX3_DP	C3604 1	SCD1U25V2KX-LL-GP	USB3_TX3_C_DP
USB3_TX3_DN	C3605 1	SCD1U25V2KX-LL-GP	USB3_TX3_C_DN
USB3_TX4_DP	C3606 1	SCD1U25V2KX-LL-GP	USB3_TX4_C_DP
USB3_TX4_DN	C3607 1	SCD1U25V2KX-LL-GP	USB3_TX4_C_DN


USB 3.0




ESD





ESD



USB 2.0



ESD



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

File
USB30_PORT1234 USB SW

Size
C

Document Number
A7400

Date
Saturday, June 18, 2016


Sheet
36

of
107

Rev
-1B

<https://vinafix.com>

24 USB_P1_CNN_DP
24 USB_P1_CNN_DN
8,20,24,36,39,40 SLP_S4_N
19 USB3_TX1_DP
19 USB3_TX1_DN
19 USB3_RX1_DP
19 USB3_RX1_DN
To PCH USB OC pin
16 USB_OC0_R_N
24 UART_P80_EN





Coupling caps


From PCH USB3.0 port TX




USB 3.0




ESD




USB 2.0



ESD



USB Debug port



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

File

USB30_

Size

Document Number

C

A7400

Date:

Saturday, June 18, 2016

Sheet

38

of

107

Rev

-1B

16 USB_PCH_PN5
16 USB_PCH_PP5
16 USB_PCH_PN6
16 USB_PCH_PP6

8,20,24,36,38,40 SLP_S4_N


To FCH USB OC pin

16 USB_OC2_R_N



USB2.0 PORT4

6,36 USB_PCH_PN4
6,36 USB_PCH_PP4


Out MAX Current=2.5A



USB 2.0



Vinafix.com



<Variant Name>

wistron












Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
USB30_PORT1234 USB SW

Size
B Document Number
A7400

Rev
-1B

Date: Saturday, June 18, 2016 Sheet 39 of 107



Reserved

<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Switch power-(R) +DS3

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016


Sheet

41

of

107

Vinafix.com



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
PWR_+5V_S0/ +5V_S3/+3.3V_S0

Size
B

Document Number
A7400


Rev
-1B

Date: Saturday, June 18, 2016


Sheet 42 of 107

Adapter path==>

Right Angle





Add for EMI/EMC



Current Limit path

Bypass Path

1PCS 0805 0ohm = 1.5A



<Variant Name>

wistron®


Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
ATX(BATT Conn)

Size
B Document Number
A7400

Date: Saturday, June 18, 2016 Sheet 43 of 107

Rev
-1B



HYSTERESIS	HYSTERESIS SETTING
Floating	2mV
GND	4mV
VSS	8mV

DELAY	ALERT DELAY (μ s)
Floating	10us
GND	50us
VSS	100us


OUTPUT MODE	LATCH SETTING
Transparent mode	LATCH = low
Latch mode	LATCH = high

PARAMETER	EQUATION
VTRIP	Desired current trip value
VLIMIT	Programmed threshold limit voltage
VLIMIT(1)	Threshold voltage
RLIMIT(1)	Threshold limit setting resistor
RLIMIT(1)	Limit setting resistor

(1) NAF is used with the 10-μ s delay setting. NAF can be omitted in the RLIMIT calculation for the 50-μ s and 100-μ s delay setting




Table 3. EnablingPGOOD State (TPS51275B/C)

EN1	EN2	VREG3	VREG3	CH1 (SVout)	CH2 (3.3Vout)	VCLK	PGOOD
OFF	OFF	ON	ON	OFF	OFF	OFF	Low
ON	OFF	ON	ON	ON	OFF	ON	Low
OFF	ON	ON	ON	OFF	ON	OFF	Low
ON	ON	ON	ON	ON	ON	ON	High





http://vinafix.com

Vinafix.com



Intel SKYLAKE IMVP8 POWER CKT - 3+2 PHASE





Reserved

<https://vinafix.com>

Vinafix.com

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CPU Core_

Size

A

Document Number

A7400

Rev

-1B

Date:


Saturday, June 18, 2016

Sheet


48

of


107



VCCSA




+2D5V_VPP





40 PWR_VIS_EN
40 PWR_VIS_EN
40.51 DDR_VTT_CH1_L1
40 PWR_VIS_EN

+1D2V_S3 +0D6V_VREF_S0





Delete +1V_PCH_SS shotp
2015-7-28



H: Enable
L: Disable

95 EDP_TXE3+
95 EDP_TXE3-
95 EDP_TXEC+
95 EDP_TXEC-
95 EDP_TXE2+
95 EDP_TXE2-
95 EDP_TXE1+
95 EDP_TXE1-
95 EDP_TXE0+
95 EDP_TXE0-
95 EDP_TXO3+
95 EDP_TXO3-
95 EDP_TXOC+
95 EDP_TXOC-
95 EDP_TXO2+
95 EDP_TXO2-
95 EDP_TXO1+
95 EDP_TXO1-
95 EDP_TXO0+
95 EDP_TXO0-
95 Panel_ITLC
95 Panel_ON
24.95 RTD_BL_EN
24.64.95 LCD_ID_0
24.64.95 LCD_ID_1
24.64.95 LCD_ID_2
24.64.95 LCD_ID_3
64 INVERTER_EN
17.95 EDP_BKLTEN
64 RTN4
64 RTN3
64 RTN2
64 RTN1








Table 7 Timing Parameters of Power on/off Sequence

Time Para.	Description	Min.(ms)	Max.(ms)
T ₁	Delay from EDID power active to DP2LVDS power active	0	--
T ₂	Delay from DP2LVDS power active to HPD asserted	0	70
T ₃	Rising time of Panel Vcc	0.5	10
T ₄	Delay from Panel Vcc output enable to LVDS output enable	0	50
T ₅	Delay from LVDS output enable to backlight output enable	200	--
T ₆	Delay from PWM output enable to backlight output enable	0	--
T ₇	Delay from backlight output disable to PWM out disable	0	--
T ₈	Delay from backlight output disable to LVDS output disable	200	--
T ₉	Delay from LVDS output disable to Panel Vcc out disable	0	50
T ₁₀	Falling time of Panel Vcc	0.5	10
T ₁₁	Delay between two panel power on/off sequence	500	--

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Power Supply Voltage	V _{CC}	4.5	5	5.5	V	-
Ripple Voltage	V _{RP}	-	-	300	mV	-
Rush Current	I _{RUSH}	-	2.5	3	A	(2)
Power Supply Current	White	-	0.5	0.9	A	(3)a
	Black	-	0.8	1.2	A	(3)b
	Vertical Stripe	-	0.5	0.9	A	(3)c
Power Consumption	PLCD	-	-	6	Watt	(4)
LVDS differential input voltage	V _{id}	100	-	800	mV	-
LVDS common input voltage	V _{ic}	1.0	1.2	1.4	V	-
Logic High Input Voltage	V _{IH}	-	-	0.1	V	-
Logic Low Input Voltage	V _{IL}	-0.1	-	-	V	-

Vinafix.com




<Variant Name>


HDMI OUT DDC LVL







HDMI out Reduced Level Shift





HDMI OUT HPD LVL




ESD



CMC



Pin#	Signal	Pin#	Signal
1	TMDS data 2+	11	TMDS clock shield
2	TMDS data 2 shield	12	TMDS clock-
3	TMDS data 2-	13	CEC
4	TMDS data 1+	14	No connected
5	TMDS data 1 shield	15	DDC clock
6	TMDS data 1-	16	DDC data
7	TMDS data 0+	17	Ground
8	TMDS data 0 shield	18	+5V power
9	TMDS data 0-	19	Hot plug detect
10	TMDS clock+		




Reserved
<https://vinafix.com>

Reserved

<https://vinafix.com>

Vinafix.com

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title DVI_			
Size A	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet 58 of 107	

Reserved

<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Display switch_#

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

59



of

107

PCH SATA

17 SATAHDR_TX_DN1
17 SATAHDR_TX_DP1
17 SATAHDR_RX_DN1
17 SATAHDR_RX_DP1

17 SATAHDR_TX_DN0
17 SATAHDR_TX_DP0
17 SATAHDR_RX_DN0
17 SATAHDR_RX_DP0





****Package PIN排式**
有顛倒 180度現象，差分
信號需要反接！！
20121207 Phoran

<https://vinafix.com>

HD/OD Power CONN

Layout: Please put them together



CLINE I2C

17 CLINK_CLK_LAN
17 CLINK_DATA_LAN
17 CLINK_RST_LAN_N

PCIE WLAN

16 PCIE_TX_WLAN_N7
16 PCIE_TX_WLAN_P7
16 PCIE_RX_PCH_N7
16 PCIE_RX_PCH_P7

24,31,62 WAKE_N
24 MINI2_PCIE_RST_N

USB

16 USB_PCH_PN7
16 USB_PCH_PP7



CLOCK

18 CLK_100M_NGFF_DN
18 CLK_100M_NGFF_DP


OTHER

18 MINI_CLKREQ#_WLAN

17 WIFI_RF_EN



<https://vinafix.com>



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Mini card-WLAN


Size C Document Number A7400

Date: Saturday, June 18, 2016

Sheet 61 of 107

Rev -1B



NGFF(M Key)



http://vinafix.com

- 18 SSD_CLKREQ_N
- 24,31,61 WAKE_N
- 15,24,31 PLTRST_N
- 19 SSD_SATA_DEVSLP
- 18 CLK_100M_SSD_DP
- 18 CLK_100M_SSD_DN
- 15 HPGP_M2_SATA_DET#

- 17 SATA_RX_PCH_P2
- 17 SATA_RX_PCH_N2
- 17 SATA_TX_PCH_P2
- 17 SATA_TX_PCH_N2



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
Mini card-SSD(TV)

Size
B






Document Number
A7400

Rev
-1B

Date: Saturday, June 18, 2016 Sheet 62 of 107

Reserved

<https://vinafix.com>



http://www.vinafix.com


Panel Model	Cable Spec			
	ID0	ID1	ID2	Vout
	0	0	0	
	0	0	1	
	0	1	0	
	1	0	0	
	1	1	0	
	1	1	1	

Reserved
<https://vinafix.com>

Delete Thermal header
--Young 20140920

<https://vinafix.com>

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
THERMAL SENSOR HEAD

Size
B

Document Number
A7400


Date
Saturday, June 18, 2016

Rev
-1B

Sheet 67 of 107

19,24 L_AD0 <<—
19,24 L_AD1 <<—
19,24 L_AD2 <<—
19,24 L_AD3 <<—
19,24 L_FRAME_N <<—
24,91 LPC_RST_N >>—
19 LPC_CLK_PCH24M_P0 >>—

LPC DEBUG PORT



Vinafix.com

<Variant Name>

wistron

Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Debug_LPC

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

68

of

107


Delete circuits for 4K panel
--Young 20140920

<https://vinafix.com>

Reserved

<https://vinafix.com>

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

G Sensor

Size

Document Number

Rev

B

A7400

-1B

Date:

Saturday, June 18, 2016

Sheet

70

of

107

Vinafix.com

Reserved

<https://vinafix.com>

Reserved

<https://vinafix.com>

Reserved

<https://vinafix.com>



<https://vinafix.com>

Reserved

<https://vinafix.com>

Reserved

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU_function (1/5)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

76


of

107

Reserved

Vinafix.com

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei
Title GPU_function (2/5)		
Size A	Document Number A7400	Rev -1B
Date:	Saturday, June 18, 2016	Sheet 77 of 107



Reserved

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU_function (3/5)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

78

of

107

Reserved
<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU_function (4/5)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

79

of

107

Reserved

<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU_function (5/5)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

80

of

107

Reserved
<https://vinafix.com>

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU VRAM_1,2 (1/4)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

81

of

107

Reserved
<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU VRAM_3,4 (2/4)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

82

of

107

Reserved
<https://vinafix.com>



<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU VRAM_5,6 (3/4)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

83


of

107

Vinafix.com

Reserved
<https://vinafix.com>

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title GPU VRAM_7,8 (4/4)			
Size A	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet 84 of 107	

Reserved

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU CORE_(solution)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

85

of

107

Reserved
<https://vinafix.com>

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU discrete power_

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

86

of

107

Reserved
<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

GPU Switch_(1/2)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet

87

of

107

Reserved

<https://vinafix.com>

Reserved




<https://vinafix.com>



<Variant Name>		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title GPU others_			
Size C	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet 89 of 107	

<https://vinafix.com>




TPM PIN DEFINE










<Variant Name>

wistron		Wistron Incorporated	
		12F, 88, Hsin Tai Wu Rd Hsinchu, Taipei	
Title			
TPM/Asset ID			
Size	Document Number		Rev
C	A7400		1B
Date:	Saturday, June 18, 2016	Sheet	91 of 107


PS2 KEYBOARD& PS2 MOUSE



Parallel Port




parallel port pin definition



Reserved

<https://vinafix.com>

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Express Card			
Size A	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet	93 of 107



Reserved

<https://vinafix.com>

<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Smart Card

Size Document Number


A A7400

Rev

-1B


Date: Saturday, June 18, 2016 Sheet 94 of 107

SCALAR DP703(D) PN:071.00703.000G




TRANSLATER PS8625 PN:071.08625.003


RTD2136 HOT PLUG
RTD2136 ready to take input
L: RTD2136 not ready




CRYSTAL




FROM PCH PORT D AUX CH- Link/Device/HPD




FROM CPU PORT D Main Link




Mode Configure Table(Power On Latch)




EP Mode



ECIO Mode




EEPROM Mode



Reserved

<https://vinafix.com>

<Variant Name>



Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
MCU

Size
B

Document Number
A7400

Rev
-1B

Date: Saturday, June 18, 2016Sheet 96 of 107

Reserved

<https://vinafix.com>

<Variant Name>



Wistron Incorporated

12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Intel LAN_(solution)

Size

A

Document Number

A7400

Rev

-1B

Date:

Saturday, June 18, 2016

Sheet


97

of

107

Reserved


<https://vinafix.com>

<Variant Name>			
		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title LAN Switch_			
Size B	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet	98 of 107



<https://vinafix.com>

<Variant Name>

		Wistron Incorporated 12F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title XDP&ITP			
Size B	Document Number A7400		Rev -1B
Date:	Saturday, June 18, 2016	Sheet	99 of 107

Material part

LGA115x CPU SOCKET Symbol

Vendor: LOTES
P/N: 22.78003.011
Thickness: max 2.2mm (含yla 2.2mm)

Vendor: FOXCONN
P/N: 22.78006.001
Thickness: 2.0mm (含ylar)

Vendor: LOTES
P/N: 22.78005.171

Vendor: FOXCONN
P/N: 22.78005.161

2013/03/19 David
Removed CPU socket & back plate & cover

LABEL



MB serial NO# and MAC address
40.3KP03.001 -> 35 x 15mm
45.41107.011 -> 70 x 8mm
45.41115.001 -> 34 x 13.5mm
12/2 Derek change to 70x8mm between CPU and DIMM for adallas

Stand-off

teknisi indonesia

HeatSink Symbol

2013/03/19 David
Removed HeatSink

Vendor
P/N:
60.3ET05.001
60.3ET05.011
60.3ET05.021

Battery Symbol



Vendor
P/N:
23.20068.001
23.20023.311
23.22063.001

Combination:

U1 + SKT1 + SKT2 + SKT3

62.10055.761 (LOTES) + 22.78005.181 (LOTES)
+ 22.78002.011 (LOTES) + 22.78005.171 (LOTES)

62.10040.911 (FOXCONN) + 22.78006.001 (FOXCONN)
FOXCONN + 22.78006.011 (FOXCONN) + 22.78005.161 (FOXCONN)

Combination:

U1 + SKT1 + SKT2 + SKT3

062.10015.0081 (FOXCONN) + 22.78006.001 (LOTES) + 22.78005.171 (LOTES) + 22.78005.281 (FOXCONN)



Load Plate
(022.70001.0101)

Second source:



Back Plate
(022.70001.0101)


Second source:



ILM COVER
(22.78005.171)

HOLE276R158

CPU MOUNTING HOLE-PTH



Foxconn : 22.78006.001
Lotes : 22.78005.181

Foxconn : 22.78006.011
Lotes : 22.78002.011
Thickness: 2.6mm

CPU Load Plate:
Part Number: 022.70001.0101
Vendor Part Number: PT44L51-6401

CPU Socket:
Part Number: 062.10015.0051
Vendor Part Number: 3H993827-4M41-01H

Foxconn : 22.78005.161
Lotes : 22.78005.281

Foxconn : 22.78005.171
Lotes : 22.78005.171

022.70001.0341

<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Label_RTC BATT

Size
C Document Number
A7400

Date: Saturday, June 18, 2016 Sheet 100 of 107

Rev
-1B

[illegible]

Lock and Keeping
VccCORE Value





Press Power Button
in SS

Press Power Button
in CPU


Plug Adapter in

G3

DMI Message
PLTRST_N
PLTRST_CPU_N
PCH_SYSPWROK
CPU SVID BUS
H_PWRGD
VCCST_PWRGD
ALL_SYS_PWRGD
PCH_PWROK
VR_READY
V_CORE/VCCGT
VCCIO_PWRGD
VR_ENABLE
VCCIO/VCCSA
VCCIO_EN
+5V_S0/+3D3V_S0
SIO_PSON_N
SLP_S3_N
+2D5V_VPP
+1D2V_S3
SLP_S4#
+3D3V_NGFF_WLAN
SLP_WLAN_N
+3D3V_LAN
SLP_LAN_N
SLP_A#
SUSACK_SIO_N
SUSCLK_PCH
SUSWAR_SIO_N
PCH_RSMRST_N
VccSUS
SLP_SUS_N
SW_ON_N
PWRBTN_N
PCH_SIO_DPWROK
3D3V_DSW
PCH_RTCX1
PCH_RTCRST_PULLUP
+3V_RTC



teknisi indonesia



<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
SMBUS table


Size
B

Date: Saturday, June 18, 2016

Document Number
A7400

Sheet 104 of 107

Rev
-1B



Note: is Reserve

Note: Rs is series resistor

<Variant Name>

wistron

Wistron Incorporated
12F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Title			Rev
Clock MAP			-1B
Size	Document Number		
C	A7400		
Date:	Saturday, June 18, 2016	Sheet	105 of 107

<https://vinafix.com>